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Abstract
In this thesis, I fabricated and tested p-channel dual gate MOSFETs that will be used
to make conductance and resistance measurements of nanocrystalline solids. Using
MOSFETs with narrow gates, we can measure the resistance of these nanocrystals,
which are typically extremely high. The group had previously used n-channel MOS-
FETs, and this project tests the potential for using p-channel devices. This thesis
discusses the fabrication techniques and challenges, as well as G-Vg, threshold volt-
age, and hole mobility measurements from wide gate devices, which are used as a
proof of concept for the narrow gate devices. Future work in the group will finish
fabricating and testing narrow gate devices.
Thesis Supervisor: Marc A. Kastner
Title: Dean, School of Science
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Chapter 1
Introduction
1.1 Project Description
The overall goal of the project is to use p-channel MOSFETs to make conductance
measurements of nanocrystal solids. Using MOSFETs with narrow gates (which
effectively become ID gates), we can measure the resistance of nanocrystals, which
typically have extremely high resistances. Previously, the group had done work using
n-channel MOSFETs, but a high voltage has to be applied to be able to make sufficient
measurements. Using p-channel devices will allow us to make these measurements at
lower voltages, allowing us to measure even higher resistances.
The first part of my project is to fabricate the devices. This work is done in the
Microsystems Technology Lab (MTL) in the Integrated Circuits Lab (ICL) and the
Technology Research Lab (TRL). There is a detailed fabrication processs (discussed
in Chapter 2) that I helped to redesign and develop in order to make these devices
from silicon wafers. A variety of fabrication techniques are used (such as e-beam
lithography, photolithography, metal depositions, and various characterization tech-
niques). I am first making wide gate MOSFETs to verify that all of our parameters
and doses are correct, and then I began the process to make another batch of devices
with the narrow gate to use for nanocrystal experiments.
The next step for the overall project is to pattern nanocrystals on the device
next to the MOSFET. This allows us to make a contact-independent measurement
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of electrical conductance in a thin film using the MOSFET as a charge sensor. When
the gate of the MOSFET is sufficiently narrow, a one dimensional inversion channel
forms, and the conductance through this channel varies in response to electrostatic
fluctuations in the environment. From the time dependence of the conductance of
the MOSFET, we extract a quantitative measure of the conductance of the thin film.
This measurement is extremely useful because the typical conductance measurements
require a hard electrical contact, and the resistance of the contact is in series with
the resistance of the sample. Also, these measurements can be applied to quantum
dots as well as other nanocrystal solids, and understanding the properties of these
materials is key to developing them for use in more practical applications.
The relevance of this project is to make a comparison to previous work done in the
group with similar devices. The earlier work, performed primarily by Tamar Mentzel
[61, used single-gate, n-channel MOSFETs to achieve the measurements. The process
worked, but it is hypothesized to be more efficient using p-channel dual-gate devices,
due to the structure of the specific nanocrystals. The nanocrystals are p-type, and
thus the silicon substrate must be biased with a negative voltage to increase their
carrier density. This causes the inversion layer that forms under the narrow gate to
spread out, which drastically reduces the sensitivity of the measurement.
1.2 MOSFET Basics
Metal-Oxide-Semiconductor Field Effect Transistors, or MOSFETs are basic, three
terminal circuit elements that are typically used for amplifying or switching electronic
signals. MOSFETs operate by controlling current; they only allow current to flow if a
high enough voltage is applied to the gate. The current, and in turn the conductance,
is dependent on two factors: the voltage applied to the gate, and the properties of the
substrate. Generally, the substrate's electrical properties don't change. However, for
our experiments, nanocrystals are patterened on the substrate near the MOSFET,
and affect the conductance measurements of the MOSFET via capacitive coupling.
MOSFET operation is controlled by applying a voltage to the gate of the device.
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This change in potential changes the location of the electronic Fermi level (highest
occupied energy state) in the semiconductor substrate. When the voltage is high
enough, the energy bands will bend so that the conduction band is below the Fermi
level, allowing for electrons to conduct near the interface between the substrate and
the gate. A diagram of MOSFET cross-section can be seen below in Figure 1-1 [1].
Gate Gate
oxide terminal
Drain j \ t Source
terminal terminal
Metal
Figure 1-1: Cross-section view of p-channel MOSFET.
There are two important values that we are concerned with in our MOSFETs: the
threshold voltage and the hole mobility. The hole mobility can be calculated from
the equation relating the conductance to the gate voltage. The conductance (G),
which is the inverse of resistance, is a measure of how well a material allows electrons
(and holes) to flow. For MOSFETs, the equation relating G and V9 is shown in
Equation 1.1, where Z = the gate width, L is the gate length, Co is the capacitance
of the oxide, and VT is the threshold voltage required for the MOSFET to turn on.
The hole mobility, ap can be extracted from this data. This equation is only valid in
the linear region of the MOSFET, once it is past the threshold voltage. [5]
ZG = C -VT ) (1.1)
The threshold voltage (VT) for a MOSFET can be calculated from first principles,
but it is simpler to determine it from data of a particular device. When calculating
13
the hole mobility, the slope of the G-V 9 is computed once the device has turned on.
That slope can be extrapolated down to 0 conductance, and extrapolation will give
a value of the threshold voltage.
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Chapter 2
Fabrication
2.1 MOSFET Fabrication
The initial material is a "prime" electrical quality n-type 6-inch silicon wafer, which is
degenerately doped with Phosphorous. These wafers were purchased from MTL. The
resistivity of the wafers was verified to be p ~ 5Q-cm with ICL's four point probe. This
process is adapted from Kenneth MacLean's process for creating n-channel devices.
[4]
1. RCA Clean: This is a standard pre-diffusion cleaning procedure, designed to
remove thin native oxide, as well organic and ionic contaminants. The wafers
should be placed in the furnace immediate following this step.
SC-1 5:1:1 H20:H20 2:NH 40H, T = 80'C, time = 10 minutes. Rinse.
HF Dip 50:1 H20:HF, 1 minute. Rinse
SC-2 6:1:1 H20:H20 2:HCL, T = 80*C, time = 15 minutes. Rinse. Spin Dry.
2. Grow Field Oxide: A wet thermal oxide was grown. We used furnace 5D-
ThickOx in ICL's diffusion area (Thermco 10K 4 Furnace Systems). The recipe
(4W1050, time = 3 hours 20 minutes) grows ~ 1 pm of wet thermal oxide at
1050'C. The oxide thickness can be measured using ellipsometry using the ICL's
UV1280.
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3. Photolithography: Pattern the field oxide for etching the active region and
initial alignment marks, which will be used for all future photolithography steps.
This step used two machines, the ICL coater/developer track (SSI 150) and
optical stepper (Nikon NSR-2005i9, and i-line optical stepper). The masks are
chrome on quartz, and were purchased from external vendors. After developing,
all patterns were observed under an optical microscope and photographed.
Coat Use recipe T1HMDS, which applies an adhesion promoter (HMDS) and
then coats the wafers in ~1 pm of SPR 700-1.0 (a positive photoresist).
Expose Exposure time 165 ms
Develop Use recipe Puddle3, which uses Dow MF CD-26 (a solution of tetra-
methyl-ammonium hydroxide, or TMAH) as a developer solution.
4. Etch Oxide: Etch the field oxide in Buffered Oxide Etchant (BOE, a solution
of HF and NH40H) at the wet bench station in ICL. The estimated etch rate
was ~ 1.3 nm/s. This was measured by doing an ellipsometry measurement
before and after a timed etch. The etch removed the 1 pm of oxide in the active
region, and this was verified via ellipsometry as well.
5. Strip Photoresist: This was done using ICL's 02 plasma asher (Matrix 106
Plasma Asher). This operates at INSERT POWER HERE power for 3 minutes,
and removes all of the resist.
6. RCA Clean: As above.
7. Grow Protective Oxide: We used furnace 5D-ThickOx again, with recipe
4D1000, time = 60 minutes. This grows ~ 50 nm of protective oxide on the
surface of the wafers, which protects the active region from damage during the
ion implantation process. The thickness of the oxide is again measured using
ellipsometry with the UV1280.
8. Photolithography: As above. This step defines the ion implanted regions.
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9. Ion Implantation: The wafers were sent out to Innovian for ion implantation.
They are doped with Boron at a concentration of 8x 1015 cm- 2 at an energy of
50 keV. There is a small, 7 degree tilt added to the wafers, which will prevent
"channeling" of the Boron atoms along the crystalline axes of the wafer.
10. Strip Photoresist: As above.
11. Piranha Clean with HF Dip: After the ion implantation, the photoresist
is harder to remove than normal. Thus, after stripping the photoresist in the
Asher, a Piranha clean is performed to remove any remaining resist and to clean
the surface. This is done using a Piranha solution (3:1 H2 SO 4 :H 2 0 2) and a 30
second HF Dip.
Piranha Clean: Blue pre-metal wet station in ICL, time = 10 minutes. Rinse.
HF Dip: HF Dip (50:1 H20:HF), time = 30 seconds. Rinse. Dry.
12. RCA Clean: As above.
13. Post Ion Implantation Anneal: We used tube 5B-Anneal in ICL's diffusion
tubes. The recipe (2A950 for 16 minutes) anneals the wafers at 950*C for 16
minutes. This serves to drive the donor atoms deeper into the oxide. This must
be done within a couple days of receiving the wafers from Innovian.
14. Etch Oxide: Removed the 50 nm of Protective Oxide using BOE (time = 1
minute, including slight overetch). Oxide thickness was measured after the etch
using ellipsometry.
15. RCA Clean: As above.
16. Grow Gate Oxide: We used furnace 5A-ThickOx in ICL's diffusion tubes.
The recipe (ID1000, time = 160 minutes) grows 100 nm of thick oxide at a
temperature T = 1000'C. Once this step was complete, the wafers were trans-
ferred immediately to the next furnace for the polysilicon deposition.
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17. Polysilicon Deposition: We use furnace 6A-npoly in ICL's diffusion tubes
to perform Low Pressure Chemical Vapor Deposition (LPCVD). The recipe
(560DopedPH3_Flat, time = 77 minutes) deposits ~ 80nm of doped polysilicon
at a temperature T = 560'C. The wafers should quickly be moved to the next
furnace to anneal.
18. Polysilicon Anneal: We use fornace 5B-Anneal in ICL's diffusion tubes. The
recipe (2A900, time = 30 minutes) is designed to increase the conductivity of
the polysilicon, and should change the color of the wafers from brown to green.
19. BOE Etch: This step is intended to etch off the native oxide that grows on
the polysilicon. The wafers are etched in BOE for 30 seconds to remove a thick,
roughly 5nm layer of oxide that grows on top of the polysilicon after the anneal.
20. Photolithography: As above. This step defines the alignment marks for the
electron beam lithography.
21. Etch Poly and Oxide: This step etches both the Polysilicon and the ox-
ide to define the alignment marks for the electron beam lithography. To etch
the polysilicon, we used magnetically enhanced reactive ion etching in a chlo-
rine/hydrogen bromide mixture, using the AME Model P5000. The first recipe
was Keith CP, which etches the polysilicon.
Gas Stabilization for Main Etch: C12:HBr 20:20 Scc, t = 10s, P = 200
mtorr, B = 50 Gauss, RF = 0.
Main Etch: C12 :HBr 20:20 Scc, t = 60s, P = 200 mtorr, B = 50 Gauss, RF =
350 W.
Gas stabilization for Overetch: HBr 40 Scc, t = lOs, P = 100 mtorr, B =
50 Gauss, RF = 0.
Overetch Step: HBr 40 Sec, t = Os, P = 100 mtorr, B = 50 Gauss, RF =
50W.
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The second recipe was Baseline Ox New, which will etch the oxide (similar to
the BOE etch). The parameters are listed below.
Gas Stabilization for 02 Descum: t = 10s, P = 200 mtorr, B = 30 Gauss,
RF = 0.
02 Descum: t = 10s, P = 200 mtorr, B = 30 Gauss, RF = 0.
Gas Stabilization for Main Etch: t = 10s, P = 200 mtorr, B = 30 Gauss,
RF = 0.
Main Etch: Ar:CHF 3:CF 4 100:45:15 Scc, t = 250s, P = 200 mtorr, B = 30
Gauss, RF = 600 W.
22. Strip Photoresist: As above.
23. Coat with Photoresist: Use recipe Protect on ICL's coater, to place a thick
layer of resist on the wafer to protect it during a backside etch.
24. Backside Etch: This step is to remove the polysilicon and oxide from the back
of the wafer, so that the n-type substrate can be grounded during the electron
beam lithography. We first use the AME5000 to remove the polysilicon from the
back of the wafer. We use recipe Keith CP as above, except with an Overetch,
t = 10s. We then transfer the wafer to the wet station, and do a 20 minute
BOE etch.
25. Strip Photoresist: As above.
26. Spin HSQ: We used negative e-beam resist XR-1541 4 HSQ from Dow Corn-
ing. The resist must be spun within 12-24 hours of the actual write, and within
a day of the backside etch. We applied the HSQ to the center of wafer using
a pipette, then we spun the wafer at 500 RPM for 5 seconds, then 2000 for 45
seconds. Then we bake the wafer on a hot plate at 95'C for 2 minutes. This
step was performed in the TRL Heidelberg room using the PMMA spinner.
27. Electron Beam Lithography: This was performed using the SEBL's Raith
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150. This step was performed by Nirat Ray, as the Raith requires specialized
training to operate.
28. Develop HSQ: This step was performed in TRL's photo bay. The wafers were
soaked for 5 minutes in CD-26 (the same developer used on the ICL's coater
track), then rinsed in water. This is usually done the same day as the e-beam
lithography.
29. Post SEBL Clean: The required clean after doing e-beam lithography re-
quires a Piranha clean and an SCI clean (both of which are described above).
30. Photolithography: As above. This step defined the large patterns of the gate
(to coincide with the narrow patteren written with the e-beam).
31. Etch Polysilicon: As above with AME5000. This step etched the large and
narrow parts of the gate.
32. Strip Photoresist: As above.
33. SEM Imaging: The wafers were imaged with the ICL's Zeiss Scanning Elec-
tron Microscope to observe the pattern from the e-beam lithography step. This
can be seen in Figure (FIX).
34. Photolithography: As above.
35. Etch Polysilicon: This step was a stringer etch, which is designed to remove
any remaining polysilicon from the edge of the active region. This step used
the recipe Keith CP, but had a main etch time of t = Os, and a overetch time
of t = 900s (15 minutes).
36. Strip Photoresist: As above.
37. Photolithography: As above. This step defines the holes to contact the source
and drain.
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38. Etch oxide: This is done with BOE. This etch must be timed carefully, as we
need to etch through the 100nm of oxide to create very narrow holes to contact
the source and drain areas for the MOSFETs. The etch time was ~4 minutes.
39. Strip Photoresist: As above.
40. HF Dip: This step was performed in the TRL acid hood. The solution was
50:1 H20:HF, and this step should only remove a few nm of oxide.
41. Piranha Clean: This is the same procedure as above, but the green boat
was used instead of green, as this is a pre-metal clean instead of a photoresist
removal clean.
42. Deposit Aluminum: This step was performed using ICL's Endura Physical
Vapor Deposition (PVD) System. We sputtered 250 nm of pure aluminum onto
our wafers. It is important to do this step immediately after the pre-metal clean
to ensure that no native oxide grows in the holes for metal to contact the source
and drain. The previous 6 steps are typically all done in the same day.
43. Photolithography: As above. This step defines the Al electrodes.
44. PAN Aluminum Etch: We used a standard PAN Aluminum etchant (H3 PO4 :CH3 COOH:HNOa
16:1:1:2) to etch the Aluminum electrodes. The etching time can vary, but the
wafers were immersed in the etchant until the aluminum was visibly gone, then
rinsed and dried.
45. Strip Photoresist: As above.
46. Sinter: This step is required for improving the electrical contacts between the
Aluminum and the Silicon substrate. The wafers are sintered at 425 C for 30
minutes in TRL's sintering tube.
47. Coat with Photoresist: As above. This step is necessary to protect the
devices when they are removed from ICL.
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48. Diesaw: Wafers are diced up into individual devices using a 220[m silicon
blade.
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Chapter 3
Experimental Setup
3.1 Lab Setup
The devices we fabricated need to be connected to electrical contacts in order to be
tested. This is done using a specialized chip holder. The device is placed in the sample
holder, and a wire-bonder is used to run small wircs from thc Aluminum contacts on
the device to the golden contacts on the chip holder. These are connected to small
pins that lie on the underside of the chip holder. A sample image of a chip holder
can be seen below in Figure 3-1, although the device pictured is a test device.
Once the sample has been wire-bonded to the chip holder, it is loaded into a sample
holder that can be placed into a cryostat. The cryostat used for our experiments is
depicted in Figure 3-2. The pins on the bottom of the chip holder attach to wires that
run out the top of the cryostat, which connect to the various current sources, voltage
sources, and multimeters that we use to perform the experiments. These instruments
are pictured in Figure 3-3.
Also, at the top left of the cryostat in Figure 3-2, metal tubing can be seen.
This allows for the cryostat to be pumped down to 10-1 - 10-2 torr, using the
combination of a mechanical vacuum pump and a turbo pump. The cryostat, with
the use of liquid Helium, also allows us to cool our samples down to ~4K. This allows
us to make a wide range of temperature dependence measurements.
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Figure 3-1: Test device in a sample holder.
Figure 3-2: Cryostat used to cool samples to 4K.
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Figure 3-3: Voltmeters used for electrical readings.
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Chapter 4
Results and Conclusions
4.1 MOSFET Measurements
Conductance versus Gate Voltage curves were taken for the devices at two tempera-
tures: Room Temperature and 4 K. As explained in Section 1.2, two measurements
were made Iromn thle G-Vg curves, the threshold voltage and the hole mobility. The
hole mobility was calculated using Equation 1.1, which is reproduced below.
G = z p/Co(Vg - VT) (4.1)L
For our experiment, Co = 6.903 x 10-8 F/cm 2, and Z/L = 1/10. From the room
temperature measurement, we extracted a value for the hole mobility of 273 cm 2/V. s.
Using extrapolation, a value of -. 8 V was calculated for the threshold voltage. From
the 4K measurement, we extracted a value for the hole mobility of 3384 cm 2 /V _ s.
Using extrapolation, a value of -1.7 V was calculated. Plots of the G-V curves can
be seen below in Figure 4-1 and Figure 4-2.
For room temperature silicon, the accepted value for the hole mobility, Y, < 450
cm 2 /V . s. [2] Our calculated value is slightly lower than the accepted value, but
still within the reasonable range. For the 4K measurement, the value of the hole
mobility is significantly larger, which is to be expected. For higher temperatures,
there is more phonon scattering because the electrons and the Si atoms have higher
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energies, leading to slower drift velocities and lower mobility. At lower temperatures,
this phonon scattering is reduced, and the mobility is higher.
The general expression for hole mobility as a function of temperature is given
below in Equation 4.2. A is an experimentally determined constant, and n varies
by material. The general expression for silicon involves n = 2.2 [7]. However, if we
assume our room temperature value for [p is correct and try using this model, we
get a value on the order of 106 for the 4K mobility. A more accurate model [3] lists
n = 2.7-2.9 for T > 150K, and n = 1.5-1.7 for T < 50K. While two points is not
enough to fit to a model with more than one parameter, the model is more accurate
for describing the low temperature behavior of the mobility because it accounts for
the saturation of the mobility to a certain point, rather than diverging to infinity.
pp = A -T- (4.2)
4.2 Conclusions and Future Work
The goal of the first bit of the experiment was to prove the proof of concept that we
could fabricate functional, dual-gate p-channel MOSFETs with reasonable properties.
The calculated values above for the threshold voltages are within reason, although
they should be a bit closer to each other, however that is a problem that can be
considered with the final devices. The goal was also to show that we would have
reasonable hole mobilities. The hole mobility values were significantly lower than
expected, but that may be a result of the fabrication, and we made minor adjustments
to try to ensure we had higher values in the final designs.
Future work on this project will primarily focus on finishing the second set of
devices, which at the time of the writing of this report, the devices are about halfway
through the fabrication process. While the first set of devices were wide gate devices to
serve as a proof of concept, the second set will include the electron beam lithography
step to include the narrow gates. These devices, if successful, will eventually be
patterned with nanocrystal arrays to begin testing the idea that using dual-gate, p-
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channel MOSFETs, instead of single-gate, n-channel MOSFETs, will prove to be a
better method of measuring electrical properties of nanocrystals.
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Figure 4-1: Plot of Conductance vs Gate Voltage at room temperature.
G - Vg at 4K
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Figure 4-2: Plot of Conductance vs Gate Voltage at 4K.
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